Programmable Logic Device MCQs
Practice free Programmable Logic Device multiple-choice questions with instant answer feedback and step-by-step solutions. Click an option to check yourself, reveal the full explanation, and work through all 92 questions — no login required.
Question 64easy
A 12 MHz clock frequency is applied to a cascaded counter containing a modulus-5 counter, a modulus-8 counter, and a modulus-10 counter. The lowest output frequency possible is ________.
Question 65easy
A reliable method for eliminating decoder spikes is the technique called ________.
Question 66easy
A decade counter will count through decimal ________.
Advertisement
Question 67easy
One method of troubleshooting involves ________ the circuit under test with a ________ or ________ and then observing the output to check for proper bit patterns.
Question 68easy
In VHDL, if we need to remember a value it must be stored in a ________.
Question 69easy
A glitch that appears on the decoded output of a ripple counter is often difficult to see on an oscilloscope because ________.
Advertisement
Question 70easy
It is a characteristic of ring counters that the ________ equal to the number of flip-flops in the register.
Question 71easy
Many parallel counters use ________ presetting whereby the counter is preset on the active transition of the same clock signal that is used for counting.
Question 72easy
A D flip-flop can be made to toggle by ________.